

DS1000 5-Tap Silicon Delay Line

FEATURES

- All-silicon time delay
- 5 taps equally spaced
- Delays are stable and precise
- · Both leading and trailing edge accuracy
- Delay tolerance ±5% or ±2 ns, whichever is greater
- **Economical**
- · Auto-insertable, low profile
- **.** Low-power CMOS
- TTL/CMOS-compatible
- Vapor phase, IR and wave solderable
- Custom delays available
- Fast turn prototypes
- · Extended temperature range available

DESCRIPTION

The DS1000 series delay lines have five equally spaced taps providing delays from 4 ns to 500 ns. These devices are offered in a standard 14-pin DIP that is pin-compatible with hybrid delay lines. Alternatively, 8-pin DIPs and surface mount packages are available to save PC board area. Low cost and superior reliability over hybrid technology is achieved by the combination of a 100% silicon delay line and industry standard DIP and SOIC packaging. In order to maintain complete pin compatibility, DIP packages are available with hybrid lead configurations. The DS1000 series delay lines pro-

2614130 0009997 407

Copyright © 1993 Dallas Semiconductor Corporation Printed in U.S.A.

PIN ASSIGNMENT

IN - Input

vide a nominal accuracy of $\pm 5\%$ or ± 2 ns, whichever is greater. The DS1000 5-Tap Silicon Delay Line reproduces the input logic state at the output after a fixed delay as specified by the extension of the part number after the dash. The DS1000 is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to ten 74LS loads.

Dallas Semiconductor can customize standard products to meet special needs. For special requests and rapid delivery, call (214) 450-5348.

LOGIC DIAGRAM Figure 1

PART NUMBER DELAY TABLE (t_{PHL}, t_{PLH}) Table 1

Custom delays available.

E4E 8PPPOOD OEI4145

030194 2/6

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature **Soldering Temperature Short Circuit Output Current**

 $-1.0V$ to $+7.0V$ 0°C to 70°C -55°C to +125°C 260°C for 10 seconds 50 mA for 1 second

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

AC ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C; V_{CC} = 5V \pm 5\%)$

 $(T_A = 25^{\circ}C)$

6 765 PPPPDDD 066445 GB

281 $\overline{}$

030194 3/6

NOTES:

- 1. All voltages are referenced to ground.
- 2. Measured with outputs open.
- 3. V_{CC} = 5V @25°C. Delays accurate on both rising and falling edges within \pm 2 ns or 5%, whichever is greater.
- 4. For DS1000 delay lines with a TAP 5 delay of 50 ns or greater, temperature variations from 25°C to 0°C or 70°C may produce an additional input to tap delay shift of \pm 1 ns or \pm 3%, whichever is greater.
- 5. For DS1000 delay lines with a TAP 5 delay less than 50 ns, temperature variations from 25°C to 0°C or 70°C may produce an additional input to tap delay shift of ± 1 ns or ± 10%, whichever is greater.
- 6. All tap delays tend to vary unidirectionally with temperature or voltage changes. For example, if TAP 1 slows down, all other taps also slow down; TAP3 can never be faster than TAP2.
- 7. Pulse width and period specifications may be exceeded; however, accuracy will be application-sensitive (decoupling, layout, etc.).
- 8. I_{CC} is a function of frequency and TAP 5 delay. Only a -25 operating with a 40 ns period and V_{CC} = 5.25V will have an I_{CC} = 75 mA. For example a -100 will never exceed 30 mA, etc.
- 9. See "Test Conditions" section at the end of this data sheet.

TIMING DIAGRAM-SILICON DELAY LINE Figure 2

TEST CIRCUIT Figure 3

TERMINOLOGY

Period: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse.

twi (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the 1.5V point on the trailing edge or the 1.5V point on the trailing edge and the 1.5V point on the leading edge.

t_{RISE} (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the input pulse.

t_{FALL} (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the input pulse.

t_{PLH} (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input pulse and the 1.5V point on the leading edge of any tap output pulse.

t_{PHL} (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input pulse and the 1.5V point on the trailing edge of any tap output pulse.

TEST SETUP DESCRIPTION

Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1000. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20 ps resolution) connected between the input and each tap. Each tap is selected and connected to the counter by a VHF switch control unit. All measurements are fully automated, with each instrument controlled by a central computer over an IEEE 488 bus.

2614130 0010001 321 **1**

TEST CONDITIONS

INPUT:

030194 6/6

2614130 0010002 268

OUTPUT:

Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on the rising and falling edge.

NOTE:

Above conditions are for test only and do not restrict the operation of the device under other data sheet conditions.